3rd-party/linux-kernel-module-cheat
1
0
Fork 0
mirror of https://github.com/cirosantilli/linux-kernel-module-cheat.git synced 2026-01-23 02:05:57 +01:00
Code Issues Releases Wiki Activity

gem5; O3_ARM_v7a is erm, O3 and not Minor, genius

Browse Source
This commit is contained in:
Ciro Santilli 六四事件 法轮功
2020-05-15 02:00:01 +00:00
parent 00c8e4974c
commit 29cea9b9cd
1 changed files with 12 additions and 9 deletions
Download Patch File Download Diff File Expand all files Collapse all files

21
README.adoc
View File

@@ -4278,7 +4278,7 @@ If we start from the manually hacked working command from <<gem5-syscall-emulati
--cpu 1 --cpu-type Derivo3CPU --caches
....
We choose <<gem5-deriveo3cpu,`DerivO3CPU`>> because of the se.py assert:
We choose <<gem5-derivo3cpu,`DerivO3CPU`>> because of the se.py assert:
....
example/se.py:115: assert(options.cpu_type == "DerivO3CPU")
@@ -13063,12 +13063,15 @@ All CPU types inherit from the `BaseCPU` class, and looking at the class hierarc
* `BaseCPU`
** `BaseKvmCPU`
** `BaseSimpleCPU`
** `BaseSimpleCPU`: <<gem5-basesimplecpu>>
*** `AtomicSimpleCPU`
*** `TimingSimpleCPU`
** `MinorO3CPU`
** `MinorO3CPU`: <<gem5-minorcpu>>
** `BaseO3CPU`
*** `FullO3CPU`
**** `DerivO3CPU : public FullO3CPU<O3CPUImpl>`: <<gem5-derivo3cpu>>
From this we see that there are basically only 4 C++ CPU models in gem5: Atomic, Timing, Minor and O3. All others are basically parametrizations of those base types.
==== List gem5 CPU types
@@ -13130,13 +13133,8 @@ ex5 LITTLE core (based on the ARM Cortex-A7)
____
+
Implemented by Pierre-Yves Péneau from LIRMM, which is a research lab in Montpellier, France, in 2017.
* `O3_ARM_v7a`: implemented by Ronald Dreslinski from the https://en.wikipedia.org/wiki/University_of_Michigan[University of Michigan] in 2012
+
Not sure why it has v7a in the name, since I believe the CPUs are just the microarchitectural implementation of any ISA, and the v8 hello world did run.
+
The CLI option is named slightly differently as: `--cpu-type O3_ARM_v7a_3`.
===== gem5 DeriveO3CPU
===== gem5 DerivO3CPU
Generic out-of-order core. "O3" Stands for "Out Of Order"!
@@ -13149,6 +13147,11 @@ Existing parametrizations:
____
ex5 big core (based on the ARM Cortex-A15)
____
* `O3_ARM_v7a`: implemented by Ronald Dreslinski from the https://en.wikipedia.org/wiki/University_of_Michigan[University of Michigan] in 2012
+
Not sure why it has v7a in the name, since I believe the CPUs are just the microarchitectural implementation of any ISA, and the v8 hello world did run.
+
The CLI option is named slightly differently as: `--cpu-type O3_ARM_v7a_3`.
==== gem5 ARM RSK