3rd-party/linux-kernel-module-cheat
1
0
Fork 0
mirror of https://github.com/cirosantilli/linux-kernel-module-cheat.git synced 2026-01-23 02:05:57 +01:00
Code Issues Releases Wiki Activity

learn more formally arm 32 bit CP registers, fix QEMU baremetal run with cli args

Browse Source
This commit is contained in:
Ciro Santilli 六四事件 法轮功
2020-06-16 02:00:01 +00:00
parent 7d32b26fde
commit da40e84075
4 changed files with 66 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

29
baremetal/arch/arm/dump_regs.c
View File

@@ -10,6 +10,35 @@ int main(void) {
/* https://cirosantilli.com/linux-kernel-module-cheat#arm-exception-levels */
printf("SPSR.M 0x%" PRIX32 "\n", spsr & 0xF);
/* CP14 https://cirosantilli.com/linux-kernel-module-cheat#arm-system-register-instructions */
uint32_t dbgdidr;
__asm__ ("mrc p14, 0, %0, c0, c0, 0" : "=r" (dbgdidr) : :);
printf("DBGDIDR 0x%" PRIX32 "\n", dbgdidr);
#if !LKMC_GEM5
uint32_t dbgdrar_0;
uint32_t dbgdrar_1;
__asm__ ("mrrc p14, 0, %0, %1, c1" : "=r" (dbgdrar_0), "=r" (dbgdrar_1) : :);
printf("DBGDRAR 0x%" PRIX64 "\n", dbgdrar_0 | ((uint64_t)dbgdrar_1 << 32));
#endif
/* CP15 https://cirosantilli.com/linux-kernel-module-cheat#arm-system-register-instructions */
uint32_t midr;
__asm__ ("mrc p15, 0, %0, c0, c0, 0" : "=r" (midr) : :);
printf("MIDR 0x%" PRIX32 "\n", midr);
printf("MIDR.Architecture 0x%" PRIX32 "\n", (midr >> 16) & 0xF);
uint32_t ctr;
__asm__ ("mrc p15, 0, %0, c0, c0, 0" : "=r" (ctr) : :);
printf("CTR 0x%" PRIX32 "\n", ctr);
uint32_t ttbr0_0;
uint32_t ttbr0_1;
__asm__ ("mrrc p15, 0, %0, %1, c2" : "=r" (ttbr0_0), "=r" (ttbr0_1) : :);
printf("TTBR0 0x%" PRIX64 "\n", ttbr0_0 | ((uint64_t)ttbr0_1 << 32));
#if 0
/* TODO blows up exception in EL, but works with -machine secure=on. */
uint32_t nsacr;